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Design, operation, and system integration of the Frequency
Receiver portion of the Satellite Communications Signal
Analyzer (SSA) are presented. This component of the SSA, which
is currently under development by the Naval Postgraduate
School, with the sponsorship of the Naval Electronic Systems
Command, has an extensive linear dynamic processing range
(of the order of 125 dB) , measures the carrier frequency of
received signals with great accuracy (+/- 1 Hz) , and displays
the received signal in vector format. Also presented are
details on receiver alignment, theory of operation, receiver
parts list, receiver module descriptors and construction
details. The Frequency Receiver, as one component of the SSA,
will be used to assist in the management of communications
traffic via Navy satellites and the performance of some radio
frequency interference (RFI) functions.
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I. GOALS AND INTRODUCTION
The Frequency Receiver (FR) is one of the functioning
receiver modules of the Satellite Communications Signal
Analyzer (SSA). Design of the SSA was initiated in January
1978 [Ref. 1, 2]. A significant portion was completed' by
December 1979 [Ref. 3]. This report addresses the most
recent (June 1980) iteration of the Frequency Receiver.
Initial efforts were directed to implementing the capa-
bilities given in Reference 3 using circuits designed by the
author and described in that report. This led to the con-
struction of a prototype device and to its evaluation. Upon
review of the results of that testing, (which are beyond the
scope of this document) it was decided that while the con-
ceptual approach to a Frequency Receiver implementation had
validity, the actual circuit implementation required redesign,
This document summarizes the design goals for the Fre-
quency Receiver, presents a block diagram explanation of the
final implementation, and explains engineering details.
Appendices address the material required to document a pro-
duction-oriented effort.
The SSA, as outlined in Reference 4, is to be a replace-
ment for the existing Fleet Satellite Monitoring (FSM) system,
As originally envisioned, capabilities were to include
monitoring and radio frequency interference (RFI) analysis.




As stated in References 3 and 4, the primary purpose of
the Frequency Receiver is to measure the carrier frequency of
any received signal, either from a satellite or from a radio
frequency interference source (RFI). An ancillary output of
the Frequency Receiver is the display in an X-Y format of the
demodulated signal. This vector display of the signal allows
quick determination of the modulation type, i.e., CW (Con-
tinuous Wave), BPSK (Binary Phase Shift Keying), or QPSK
(Quadriphase Shift Keying). As the Frequency Receiver is
linear throughout the stages prior to the X-Y display, the
display also is calibrated in concentric rings to facilitate
signal strength measurements relative to a reference level.
An effort has been made to write this document for three
levels of interest. Chapter I addresses general conceptual
and implementation topics. Chapter II addresses the Frequency
Receiver in a block diagram level discussion. Chapters III
and IV present more specific data about circuit operation and
configuration implementation. As each section has been
designed to be a self sufficient reference, the reader will
recognize a certain amount of unavoidable redundancy.
Appendices are included as stand-alone references to the
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Frequency Receivers. These references are schematics/block
diagrams, assembly pinouts
,
panel cabling, module and panel
parts lists, test procedures, nominal operating levels, com-
puter menus, and a module summary. The module summary has
been designed to assist the operator/technician as a quick
reference and troubleshooting aid.
B. RECEIVER IMPLEMENTATION REQUIREMENTS
The following is a summary of Frequency Receiver operating
criteria as stated in Reference 3. The Frequency Receiver is
to be used to record each satellite user's discrete carrier
frequency in a time division multiple access (tdma) environ-
ment of the various Information Exchange Subsystems (IXS).
In addition to measured frequency as an output , there will be
a vector display capable of differentiating between CW, BPSK,
and QPSK signals. A design goal is for "quick" (~ 0.1 seconds)
processing and "accurate" (+/- 0.1 Hz) measurement. Frequency
measurement is to be achieved utilizing a Phase-Locked-Loop
(PLL) . Receiver dynamic range is to be 125 dB with the capa-
bility of receiving a -150 dBm signal on the weak end of the
spectrum and a -2 5 dBm signal on the strong side. IF band-
widths are to be 30 kHz, 10 kHz, 3 kHz and 200 Hz. PLL band-
widths are to be 1000 Hz, 300 Hz, 100 Hz, and 30 Hz. Input
signal modulation is to be AM, CW, BPSK, and QPSK.
The receiver operation is to be digitally controlled by
control signals generated by a PDP-11/ 34 minicomputer in
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response to an SSA operator's input. This input is to be
keyed to a displayed menu which will prompt the operator
through allowed operations. Output carrier frequency is to
be measured by an HP 5345A Electronic Counter made by Hewlett
Packard. The X-Y vector display is to utilize a Tektronix
604A Monitor.
C. GENERAL IMPLEMENTATION
The final implementation of the Frequency Receiver uses a
concept outlined in Reference 3 . This implementation performs
linear processing in IF stages of 29 MHz and 1 MHz, filtering
in a 50 kHz IF stage and then splits the signal into two
separate streams for processing. One of the processing streams
accomplishes carrier extraction by implementing a PLL after
hard limiting; the other processing stream accomplishes linear
X-Y processing. Gain control has been implemented in all
three IF stages to various degrees and gain control for the
X-Y display has also been implemented. All gain control, IF
bandwith selections, PLL bandwidths, and X-Y scaling controls
are implemented digitally so that the Frequency Receiver can
respond to algorithms implemented in the PDP-11 in responses
to operator selection of options displayed.
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II. FUNCTIONAL BLOCK DESIGN AND DISCUSSION
This section describes the implementation of the Frequency
Receiver at a general block diagram level. Description of the
29 MHz and the 1 MHz IF sections are highlighted. Specific
tabulations of component gains and losses are listed in
Chapter III.
As seen in Figure 1, the Frequency Receiver consists of
two major physical components. These components are the
Frequency Receiver Amplifier Panel (FRA), and the Frequency
Receiver Phase Lock Loop Panel (FRP). Other smaller com-
ponents are the Receiver Interface X-Y Switch (RIX), the X-Y
Driver, (XD), and the Modulation Display (MD)
.
A. FREQUENCY RECEIVER AMPLIFIER PANEL (FRA)
The Frequency Amplifier Panel (FRA) of the Frequency
Receiver interfaces with the SSA Signal Selection Unit (SSU).
The inputs to the receiver are downconverted (by 180 MHz)
satellite signals in the frequency range of 63 to 90 MHz.
The receiver is expecting signals in the range of -25 dBm
for strong signals to -150 dBm for weak signals.
The Frequency Receiver Amplifier Panel (FRA) contains
the 29 MHz and the 1 MHz IF portions of the receiver.
Selection of this first local oscillator (LO) frequency is













































satellite signal is to be examined. This frequency is
derived by the following formula:
LOCfreq. in MHz) = Observed Signal (MHz) - 151 MHz
This LO frequency selection will result in an IF frequency
of 2 9 MHz. A SSA module, the Function Generator (FG) supplies
the other required LO . This LO is set for 30 MHz and is used
to perform another high-side mix which results in the third
IF of 1 MHz. As mentioned before, processing through this
stage is required to be linear. A variable step attenuator
has been inserted in the first IF section to ensure that
other components are not operating in saturation. This
attenuator is under computer control and may have its values
changed by operator selection. Nominal signal bandwidth for
the FRA is 3 kHz.
B. FREQUENCY RECEIVER - PHASE LOCK LOOP PANEL (FRP)
The second, and largest of the two Frequency Receiver
panels is the FRP panel. This panel contains those portions
of the receiver required to downconvert to the fourth IF
(50 kHz). The FRP also searches for and locks upon a selected
signal, performs carrier recovery and some portions of fre-
quency measurements. A quadrature display is prepared in the
FRP for display by other FR components. It is in the FRP that
IF and Phase Lock Loop (PLL) bandwidths are selected.
The FRP is configured into physically distinct sub-modules























































































PRP Modules, Acronyms and Coax Connections
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FRP modules, their acronyms, and the coaxial interconnections
and jack numbers. These modules are:
FRPMX - FRP MIXER
FRPFL - FRP FILTER
FRPF - FRP 5 kHz FILTER BANK
FRPL - FRP LIMITER
FRPC - FRP CARRIER RECOVERY
FRPV - FRP VOLTAGE CONTROLLED OSCILLATOR
FRPM - FRP MIXER / DRIVER
FRPD - FRP 9 5 MHz DIVIDER
FRPS - FRP STATUS
FRPX - FRP XY AMPLIFIER
FRPQ - FRP QUADRATURE MIXER -
FRPR - FRP REFERENCE FREQUENCY GENERATOR
NOTE: FRP components with a five letter acronym are
commercially available components.
1. FRPMX
FRPMX is a stand alone mixer which mixes the signal
presented it by FRA with a 950 kHz sinusoid presented by FRPM
This low-side mix results in the last IF of 50 kHz. FRPMX is
a Mini-circuit Labs ZFM-3H mixer which has approximately a
5 dB insertion loss.
2. FRPFL
FRPFL is a K£L low pass filter with an approximate




The 5 kHz filter bank performs two functions. In
this module are three filters which can be used to limit the
IF bandwidth of the signal. These filters, in conjunction
with a choice of no filtering give computer selectable IF
bandwidths of 3 kHz, 10 kHz, 3 kHz, and 2 00 Hz. IF fil-
tering in this module is accomplished in such a manner so as
to ensure equivalent signal attenuation independent of the
filter selected.
Computer selectable amplification is also accomplished
in this module . This amplification will give a voltage gain
of 53 on the output presented to FRPL and a voltage gain of
7.5 or 7 5 on the output presented to FRPX.
**• FRPL
The FRPL module performs hard limiting on the input
signal. Gains have been adjusted to cause limiting in this
module when the input signal is system noise. Also in this
module is an active filter configures as a 68 kHz low pass
filter. Output of this module is a 1.5 volt peak sine
wave which is presented to FRPC.
5. FRPC
This Carrier Recovery module accepts the 1.5 volt
peak sine wave from the limiter and reconstitutes the signal's
carrier. The other required input is an appropriately selected
set of reference frequencies . These reference frequencies
are required in two places at a phase difference of 90 degrees.
18
The reconsitution is accomplished by a series of multiplica-
tions , the number of which depends upon the type of signal
being reconstituted, i.e., CW, BPSK, or QPSK. This resultant
carrier is compared to a reference signal to provide a lock
status signal to FRPS.
6. FRPV
This module accepts phase signal information from
FRPC and after loop filtering, sums the resultant voltage with
a ramping potential. The ramping potential is used to aug-
ment the available error potential to expand the search range
of the PLL. The resultant voltage is applied as the control
voltage to a voltage-controlled-crystal-oscillator (VCXO).
The presence of the ramp is dictated by the in-lock status
of the receiver and is enabled by a signal received from FRPS.
The ramp is enabled when the receiver is out of lock and is
applied to the VCXO to cause the Frequency Receiver to search
for a signal about some preselected center frequency.
This module also contains components which comprise
loop filters which are digitally selectable and effect dif-
ferent loop filter bandwidths . The VCXO output may be applied
to FRPMX to generate the 5 kHz IF,
7. FRPM
FRPM provides two functions. First, FRPM switches
between the nominal 950 kHz generated by the VCXO and the more
precise 9 50 kHz provided by FRPD for Open Loop Operation.
The selected input is conditioned and subsequently provided
19
as an output to be applied to FRPMX. A sample of this signal
is taken and provided as an output to be used in the fre-
quency counting function of the receiver. The second func-
tion of this module is to properly condition a control bit so
that it can properly drive a 0/32 dB single step attenuator
in the 2 9 MHz IF stage of FRPA.
8. FRPD
Accepting as an input a system-provided 95 MHz sine
wave signal, this module performs a division by one hundred.
The resultant 950 kHz output is applied to FRPM as one of
the selectable frequencies. This output is used in the Open
Loop mode of operation. (A test and alignment mode of the
Frequency Receiver.) Under some circumstances the output is
inhibited by applying the appropriate control bits.
9. FRPS
The Status Module accepts input from FRPC and provides
outputs to the X-Y display (in or not in lock), the computer
(in or not in lock) and to the appropriate frequency counter
(gate enable). The in lock status is also sent to FRPV and is
used to disable the VCXO control ramp generator.
10. FRPX
This module conditions the 5 kHz output from FRPF
and produces a usable signal for the XY display. Gain
through this module is digitally controlled and is used to
compensate for received signals of different levels so that
they may be displayed on the MD (Modulation Display)
.
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Adjustable in five dB steps this module can provide voltage
gains ranging from 2 to 112.5.
11. FRPQ
FRPQ accepts a 50 kHz analog signal from FRPX and
compares it to 50 kHz reference signals which are 90 degrees
apart. The resultant signals are used in a multiplication
process and subsequent filtering to derive the driving signal
for the XY display. A duplicate of this signal is available
as an Analog to Digital (A/D) output which may be used in
future SSA configurations.
12. FRPR
The reference frequency module generates the required
precise reference frequencies utilized elsewhere in the
receiver. These references must not only be of the appro-
priate frequency, but also of the appropriate 9 degree phase
relationship. Utilizing an input frequency of 800 kHz TTL
provided by the SSA this module generates two 90 degree
shifted sets of reference frequencies. Choice of the appro-
priate frequency is dependent upon the type of modulation
expected. When a QPSK signal is selected a 200 kHz set of
frequencies is generated. 100 kHz frequencies are generated
for PSK signals and 50 kHz frequencies for CW signals. Outputs
are to FRPC and to FRPQ.
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C. RECEIVER INTERFACE X-Y SWITCH - RIX
The RIX is a module which resides on the Receiver Inter-
face (RI). This module selects the X-Y output from one of
the computer selected Frequency Receivers for the XD and MD.
Besides this switching function, RIX also performs some
Control Bus decoding for the Frequency Receiver. This decoding
includes Frequency Receiver 1 or 2 selection. This module
also provides the current drive for the XD LED displays.
D. X-Y DRIVER - XD
The X-Y driver is a contiguous part of the MD. This
module performs impedance matching and power division for
the selected X-Y signal. The XD also interfaces this selected
signal with the multipin of the MD. The final function of
XD is to display which of the Frequency Receivers has been
selected and to display which of the Receivers is currently
in the in-lock status. This is accomplished by turning on
LED's on the MD front panel.
E. MODULATION DISPLAY - MD
The Modulation Display is a Tektronix BOUA Monitor with
Options 4- and 6. This device has been converted into an X-Y
video monitor via internal switch and strap selectable options.
The MD display face has been locally fabricated and is com-
prised of a series of concentric circles the radii of which
correspond to five dB decrements down in strength from a
22
signal reference. Figure 3 shows this display face. Figure 4-
shows the type of display which is to be associated with each
of the modulation types and noise. Amplitude modulation can
be descriminated when the modulation "balls" move along one
of the allowed radial components. Frequency modulation or
analog phase modulation can be discerned by observing an












MD Showing QPSK, BPSK, CW and Noise
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III.' FREQUENCY RECEIVER DETAILED DESCRIPTION AND EXPLANATION
In this section each major component of the Frequency
Receiver configuration is discussed in more detail. Gains
and losses are tallied, specific circuits and interfaces are
presented, and the theory of operation is presented. Presen-
tation is in the same order as the prior section, i.e., FRA,
FRP, RIX, XD, and MD. Circuits not illustrated within this
section are available in Appendix A.
A. FREQUENCY RECEIVER AMPLIFIER - FRA
1. 29 MHz IF Section
Figure 5 shows the 29 MHz IF section in block detail.
This chain is substantially that which was designed and pre-
sented in Reference 3 . Note that filters have been inserted
in this IF path in positions to assure that no feed-forward
of undesired mixing products can take place. That is, ampli-
fiers with substantial gain are separated from prior and sub-
sequent mixers by attenuators and filters.
In Reference 3 , design considerations led to a stepped
Manual Gain Control (MGC). Therein, three signal ranges were
created. Calculations were made to assure that when signals
were received within these ranges that linear X-Y processing
was accomplished. Strong signals outside of this range are



















2 9 MHz Stage
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to the operator to manually insert IF attenuation. When weak
signals outside the range are received, a small pinpoint
display allerts the operator to either remove some attenua-
tion or change to another range. Figure 6 shows these signal
ranges and their interrelationship. This stepped MGC is
accomplished by TTL switching of the two DAICO attenuators
shown in Figure 4 and Figure 7 . Control bit discussion has
been deferred until a later section.
2. 1 MHz IF Section
Figure 7 shows the 1 MHz section. This section is a
deviation from the design in Reference 3. A change from
integrated circuit 1 MHz processing in the prior design to
one of RF component mixing and processing has been made.
This transition was required partially because of significant
crosstalk in the prototype 1 MHz stage when devices were
implemented as IC's on a multi-function printed circuit board.
Table 1 gives the gain tally by component for the 2 9 and 1
MHz stages.
3. FRA Alignment
The single alignment feature in the FRA is the ARM-1
variable attenuator in the 1 MHz portion. This component
should be used to perform a one-time alignment of the FRA when
in its nominal operating mode with the FRP with which it is
to operate. Access the output of FRPFL in the FRP panel
while injecting a -55 dBm test signal into the SSU at 80 MHz,
28
-25 dBm -80 dBm
I 1
RFI-HIGH
-85 dBm -140 dBm
SATCOM
-55 dBm -110 dBm
RFI-LOW
Figure 5
Full Scale Signal Ranges
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Set the first DAICO attenuator to dB and the second to
5 dB enabled. A 50 kHz sinusodal signal at -3.6 dBm
(145 mv rms ) should be observed across a 50 ohm load. If
this value is not observed then the ARM-1 is to be adjusted
to give this level.
B. FREQUENCY RECEIVER - PHASE'LOCK-LOOP - FRP
The Frequency Receiver - Phase-Lock-Loop (FRP) panel
contains the "heart" of the FR; the Phase -Lock-Loop (PLL)
and the associated modulation display components; FRPX and
FRPQ. The PLL is composed of seven modules; FRPMX, FRPFL,
FRPF, FRPL, FRPC, FRPV , and FRPM. Figure 2 shows these
modules in their relative positions in the PLL. The appendix
contains schematics and block diagrams for all FRP modules.
1. FRPMX
FRPMX, the stand alone mixer on the FRP panel, is
presented the down converted 1 MHz IF from FRA. This signal
is mixed with a nominal 950 kHz signal output by FRPM, the
Mixer Driver. The resultant signal is bandlimited to a
nominal center frequency of 5 kHz by FRPFL, a stand alone
low pass filter.
2. FRPFL
This filter is inserted in the IF chain so as to
select the desired mixing product and to separate any higher
order frequency components from subsequent stages. The 50 kHz
signal that results from this mix is applied to FRPF.
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3. FRPF
FRPF, the 50 kHz Filter Bank, performs IF bandwidth
switching for the receiver. In this module are three filters
which are selected digitally by control bits. One control
bit activates the relay Kl in FRPF and switches between those
filters that are internal to the module and the Comstron
Model FA 2594 filter which is external to it. After the
signal has had the IF bandwidth limitation, it is split into
two paths. One of these paths goes through a fixed gain
amplifier and is passed onto FRPL, the limiter. The other
signal path is through an amplifier with a choice of two
values of gain. Its output then goes to the XY amplifier
FRPX
. This amplifier's gain is changed in FRPF by switching
different value resistors into the feedback path of an opera-
tional amplifier. Voltage gain for the forward path to FRPL
is 53. Voltage gain for the path to FRPX is either 7.5 or
75.
4. FRPL
FRPL, the FR limiter, is the next stage to receive the
signal. Because of the particular application envisioned for
the Frequency Receiver, where there is a potential for large
variations in the input signal and noise levels, the next
stage of signal processing is bandpass limiting. FRPL is an
implementation of a bandpass limiter.
As specified in Reference 4- , this hard limiter has a
bandpass (zonal) filter which will pass the signal of interest
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Thus in cases where the phase modulation rate of change is
much less than the carrier frequency, or in cases of ampli-
tude modulation, we may approximate:
SNRQUT = k * SNRIN
SNRQUT = S o/NQ
SNRTM = S./N.IN 11
k =Cl + 2 SNRIN]/[a + SNRIN ]
a = M-/tt
where S is the output power in the undistorted signal, N
is the remainder of the output power at the bandpass filter,
S. is the input signal power, N. is input noise power, and
7r/4<k<2. At low SNRTN the signal is degraded by a factor
of tt/M-, and at high SNR
T
„ it is enhanced by about 3 dB. Thus,
the output power of FRPL, when the input is an unmodulated
sinusoid, is a constant independent of the input power.
This is also basically true for phase modulated signals whose
bandwidths are relatively small compared to the bandwidth of
the bandpass filter.
FRPL consists of two operational amplifiers with shunt
diodes. These devices perform the hard limiting. A DATEL
active filter (FLT-U2) configured as a 68 kHz low pass filter,
is the other component in this module. The output of FRPL is
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a nominal 1.5 v peak when the receiver is configured in its
operating environment. This constant amplitude signal is
then presented to FRPC, the Carrier Recovery Module.
5. FRPC
FRPC, the Carrier Recovery Module, is tasked to re-
constitute the carrier of the received signal. As the
Frequency Receiver is to deal with CW, BPSK, and QPSK signals,
these must be processed to remove any ambiguity in their
processing in the PLL. The input signal is immediately ampli-
fied and then set through a series of analog multipliers.
Specifically, the input signal, after amplification,
is squared and squared again. The input signal, its square,
and its fourth power are then used as inputs to a switch
which selects the direct input for CW processing, the square
for BPSK processing, and the fourth power for QPSK processing.
Within the circuit, Ul receives the limited signal and
amplifies it. A sample of this input is presented to U6
,
which acts as a selection switch to select CW, BPSK, or QPSK
signals. Since the carrier is already present in CW, no
further processing is required and hence this sample is made
available to U5 for selection. PSK and QPSK do not normally
have carrier components, hence further processing is required.
U2 performs the next step of this processing by squaring the
input. A sample of this is presented to U6 to be used as the
BPSK signal. After an additional amplification by Ul
?
the
signal is squared for a final time to result in a quadrupling.
This will complete the inputs required for U6.
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After appropriate modulation mode selection, U6 out-
puts the signal and sends it to U4- where it is multiplied by
the appropriate reference frequency, i.e., 5 kHz for CW,
100 kHz for BPSK, or 200 kHz for QPSK. This results in the
phase signal required for Frequency Receiver PLL-VCO (FRPV)
and is selected through U6 , buffered by U7 and sent differ-
entially. These analog processes remove the phase modula-
tion content of the signal. Thus the signal's information
content is removed. U5 performs the final multiplication
required with a 90 degree shifted reference to derive the
input to the Frequency Receiver Status (FRPS) module. The
outputs which are applied to the FRPV module are nominally
4 v p-p for CW, 2 v p-p for BPSK, and 1 v p-p for QPSK when
the VCO has been disconnected so that the loop may not lock
up. The output to the Status module is nominally +2 volts dc
when the receiver is in lock.
6. FRPS
The in lock signal is sent to FRPS where it is aver-
aged by an integrating operational amplifier. The signal is
next routed through an adjustable RC filter whose time con-
stant is in proportion to the IF bandwidth selected. Finally,
the signal is applied to a comparator which is set nominally
to 1.75 volts. This comparator with hysteresis then provides
a TTL output signal which is sent to the computer via a latched
status "D" flip-flop. Also in this module is a circuit which
uses this in-lock information to gate the HP 5345A frequency
36
counter. The latched in-lock status is updated anytime the
circuit loses lock. The computer then has the most recent
status to be used to ascertain if the signal lost lock during
the frequency measurement process.
7. FRPV
FRPV processes the phase information which FRPC pro-
vides as an output. This phase information is sent differen-
tially from FRPC to FRPV. FRPV contains the Frequency Re-
ceiver Loop Filters , the PLL VCXO , and a triangular ramp
generation circuit.
The concept of operation is a simple one. Phase
information is loop filtered to derive an error signal pro-
portional to the amount of frequency error inherent in the
present PLL mixing. This error signal is applied as control
voltage to a VCXO in such a manner as to reduce the tuning
error of the receiver. To enhance this typical PLL operation
for situations where the receiver can detect no signal within
its loop bandwidth, a triangle wave function is summed with
the previously discussed phase error signal and applied as
control voltage to the VCXO. Thus the VCXO will sweep through
a range of frequencies which will cause the Frequency Receiver
to look for a signal.
The Frequency Receiver will detect the loss of lock
on a signal and clear the UNLOCK LATCH flip-flop in FRPS
,
This flip-flop will be set by the unlock latch reset when
the FR is in lock. FRPS will also send an in-lock status
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signal to FRPV. This signal will defeat the triangle
waveform generator and allow the loop filters in conjunction
with the VCXO to track any small signal phase variations.
The VCXO output is a nominal 950 kHz when there is no control
voltage present. Pains were taken to specify temperature
and control voltage response linearity.
The triangle waveform generation circuit is shown in
Figure 8. Utilizing an integrator as a ramp generator and a
threshold detector with hysteresis as a reset circuit, this
circuit has one particular notable feature. Separate com-
ponents within this circuit independently control the wave-
form's amplitude and frequency. Thus this circuit provides
the capability to independently vary the VCXO frequency at
a selectable rate between selectable limits. Thus, utilizing
analog switches to vary the resistive parametric components,
a sweep circuit may be obtained that allows waveform magnitude
to change and/or waveform slope. The frequency of the wave-
form is determined by C3 and the resistors selected by U5.
The amplitude of the waveform is independently determined by
the ratio of the resistors selected in the network controlled
by U6. This circuit is switched in conjunction with the
selection of loop filter bandwidth. For a bandwidth of 3 Hz
a sweep rate of 126 Hz/sec (0.63 V/sec) is obtained. Other
values are 100 Hz bandwidth implies 1400 Hz/sec (7 V/sec), and














Triangle Wave Generation Circuit
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of the FRPV module, the VCXO frequency, nominally 9 50 kHz,
is sent to FRPM, the Frequency Receiver Mixer/Driver.
8. FRPM
The Mixer/Driver module performs two functions. Its
first function is to select the appropriate input for the
stand alone mixer, FRPMX. In doing so this device responds
to control bits and selects a source of 950 kHz from either
FRPV or FRPD. FRPV is selected for closed loop operation and
FRPD is selected for open loop operation. Also performed
in this module is the control bit conditioning for the Daico
attenuator, AT-2. The two 950 kHz TTL inputs are switched
by Ul and then driven by U2 and U3 through a transformer to
match this input to FRPMX. U2 also presents a sampled version
of this output to the frequency counter. An algorithm in the
PDP11 will relate this sample to the center frequency of the
received signal. This module completes the PLL portion of
the receiver.
9. FRPD
FRPD takes as an input a 95 MHz sinusoid waveform from
SSA Local Oscillator Interface and Local Oscillator 8 via the
SSA Frequency Generator, and divides it by one hundred. This
division is accomplished by a Plessey SP8629. U2 , a 74H10,
NANDs two control bits with this 950 kHz waveform. This is
used as a switch to turn off the output when the OPEN LOOP
mode has not been selected.
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10. FRPR
The reference frequencies required elsewhere in the
receiver are generated in this module. All frequencies are
generated by a controlled division of the 800 kHz input.
The Frequency Receiver requires two versions of each fre-
quency derived. Each generated frequency must have a dupli-
cate that is exactly 90 degrees out of phase. Tasked with
generating 50, 100 and 200 kHz waveforms, the FRPR circuitry
ensures the required phase relationships. (See Table 2)
The 800 kHz waveform is input to Ul , which acts as a
TTL receiver. The frequency division is performed by U2
,
a 7493 quad divider. The 100 kHz TTL waveform output of this
division is sampled and used to trigger U3, a one shot. U3
utilizes one of three resistance values selected via control
bits activating the analog switch UM-. This selection in con-
junction with the temperature stable capacitor determine the
one shot timing. U6 , a TTL switch, selects one of the avail-
able 100, 200, or 400 kHz frequencies as output and presents
a sample of this selection to U7 . U7 ensures that a 90
degree delay is accomplished for the selected frequency. Thus
two waveforms of the selected frequency, delayed by 90
degrees are output. The other outputs of FRPR are two delayed
50 kHz waveforms. These waveforms must also have an adjustable
delay relative to the reference frequencies generated above.
This is accomplished by the switched monostable discussed above
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Freq Receiver - PLL Reference
Generator Frequency Table
M-2
above in conjunction with U5 and U8 . The delay is accomplished
by the potentiometers selected by U4 . These potentiometers
change the one shot's timing which is used to fire U5 . Thus
a 50 kHz TTL waveform is output which has an additional but
consistent delay inserted. This adjustment will be used to
rotate the decoded phase display on the MD for CW, BPSK, and
QPSK separately. The outputs of 50, 100, and 200 kHz are
presented to FRPC , and the 50 kHz outputs are presented to
FRPQ.
11. FRPX
FRPX , the Frequency Receiver X-Y Driver, takes as its
inputs one of the linearly processed and selected signals
from FRPF. This input which is at 50 kHz will be a sinusoid
of variable amplitude. FRPX will perform variable amplifica-
tion of this signal and present this output to FRPQ. FRPX
amplification selection is under operator/computer control
implemented in discrete 5 dB steps by switching resistors in
the feedback path of operational amplifiers.
The selected input arrives differentially, is ampli-
fied by Ul, and then by U2 . Selection of resistors is done
again by using analog switches U3 and U4- which respond to
control bits. FRPX can effect voltage gains of 2 to 112.5
which will represent ultimately observed gains on the MD of
to 55 dB in five dB increments. This design will ensure
that linear amplification will be accomplished for a signal
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The Frequency Receiver Quadrature Mixer module accepts
the selected reference frequencies in 90 degree shifted pairs
plus the selected bandlimited linearly processed signal. Next
analog multiplication and filtering is accomplished. A "slowly"
varying dc signal is derived which represents the X and Y com-
ponents of the vector signal. This signal is amplified and
sent as an output of FRPC to the XD/MD display. The TTL re-
ference frequency is received by Ul and passed onto U2 and
U3 . These analog multpliers also accept the bandlimited
output of FRPX and result in a mixed output signal which
when low-pass filtered by U4 and U5 (cutoff frequency = 16 kHz)
become slowly varying X and Y signals respectively for XD and
MD after amplification by U6 and U7. The gains U6 and U7 are
adjustable so that the display on MD may be adjusted to give
equal magnitudes to the X and Y components. The result of
this operation is presented to XD.
D. XD
XD, the XY display driver, is a simple resistive
divider. The input from FRPQ which has a full scale value
of 1.7 v peak, is divided down to 0.4 v peak. This voltage
is then presented to MD, the Modulation Display. XD also
displays which of the two Frequency Receivers has been
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selected for display by turning on one of two LED's. The
lock status of each receiver is displayed by LED's.
E. MD
The Modulation Display is a Tektronix XY display. This
device has a modified faceplate. Calibrated to a reference
level, the MD faceplate has four concentric circles repre-
senting to -15 dB levels.
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IV. UTILIZATION OF HARDWARE
This section describes the Frequency Receiver assemblies,
how the two receivers are integrated into the SSA, and how
they are controlled by the operator.
A. FR PANELS
The first of the two panels holds the FRA. Figure 9 shows
the physical layout of this panel and the interconnection of
the devices thereon. Located in a rack of the SSA this panel
interfaces with the other Frequency Receiver panel, the FRP
,
via coax and multipin ribbon. The FRP modules are selfcon-
tained, replaceable components. Figure 10 shows the modular
arrangement to include the second level of the FRP panel.
Also located on the FRP are two voltage regulators . These
devices provide the +/- 15 VDC utilized everywhere in the
FRP. A detailed description of these regulators is available
in the appendix. Beside coaxial interconnection, there is a
multipin interconnection between FRA and FRP. A mapping of
this interconnection is available in the appendix. Each
receiver has two coaxial lines dedicated for its respective
frequency counter. These lines carry the gate enable signals











































Communication to and from the Frequency Receiver is made
via two shared multiconnector panels , the Receiver Interface
(RI) and the Control Interface (CI). RI is a panel mounted
in the same rack as the receivers. This panel interfaces and
routes Control Bus Lines from the PDP-11 via the Control Bus
to the appropriate receivers. Also through this panel pass
all incoming or outgoing signals and status lines which are
not coaxially run. This panel has facilities for further
growth. Specifically, facilities for a future interface
between the Frequency Receiver and analog to digital conver-
ters has been provided.
Also mounted on this panel is RIX, the Receiver Interface
XY Switch, a component which selects which of the two FR's
are to be displayed on the MD . The appendix contains the RI
pinout
.
Control bus interface to the Frequency Receivers via RI
is made from CI, the Control Interface. Also sent to CI is
the IN LOCK status for each receiver. CI routes these signals
to the desired points. A mapping of the CI interface is
available in the appendix,
C. XD/MD
The Modulation Display, MD , displays the vector represen-
tation of phase Modulated signals. Utilizing the Tektronix
display located on the front of the SSA, this device allows
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the operator to identify the type of modulation in use.
Interconnection to the Frequency Receivers is via coax for
the display signal and multipin connector via RI for the
selection and status signals.
D. FC
The FC is the frequency counter dedicated to each of the
two Frequency Receivers. These two devices are located on
the front of the SSA and are normally connected to the Fre-
quency Receivers via a coaxial connection completed on the
front. These devices are available however, for other measure-
ments by the operator. The result of the frequency measure-
ments of the counters is sent via an HP implementation of the
IEEE 488 bus to the PDP-11.
E. OPERATOR INTERFACE
All control of Frequency Receivers is made via the PDP-11
computer prompting menus. These operator-oriented CRT dis-
plays lead the operator through the sequential steps required
to configure and operate the receivers. Also included in
these displays are directions for configuring or modifying
the Modulation Display (MD). The sole nonautomated controls in
the Frequency Receiver configuration, are those associated with
the MD display (ON/OFF, CENTER, etc ,) and these associated with
the Frequency Counter front panel. Examples of the computer
menus and their software to FR hardware relationships are
found in the appendix.
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V. CONFIGURATION UTILIZATION AND TESTING
This section briefly addresses how the Frequency Receivers
are to be utilized in conjunction with the SSA Operation.
System alignment is addressed. Examples are given of the
system's outputs, with a discussion as to their interpreta-
tion. Also introduced is the SSA system architecture for
computer control bits.
A. SYSTEM ALIGNMENT
Ultimately the SSA will include semiautomated alignment
aids. This capability is presently not available. Required
for the alignment procedures in addition to the normal operating
equipment is a synthesizer of 80 MHz. Also required is a
spectrum analyzer, a dual trace oscilloscope, and two NAVPGSCOL
"bit boxes" (devices used to simulate the PDP-11 T s control
bits)
.
The control word used within the SSA is a thirty-two bit
word. This word is composed of four eight bit bytes. Each
word is identified in the SSA architecture by the Control Bit
Latchboard (CBL) which interfaces the PDP-11 's bits to the
working hardware. The Frequency Receivers utilize one full
CBL word, CBL13 and part of another shared CBL, CBL15, Bytes
within a control word are numbered thru 3. Control byte




These bytes are and 1. FR2 utilizes bytes 2 and 3 of the
same control word, CBL13. As the two receivers are identical
in function, and interchangeable in fact, all control func-
tions are duplicated and mirrored between bytes and 1, and
bytes 2 and 3 . In depth documentation of the control byte/
bit functions are contained in the appendix. The format for
identification is, by example, CBL13-1C0 is the control bit
from CBL byte one bit zero. The "C" is just a filler to
make notation easier.
In general the system alignment consists of inserting the
system standard alignment frequency of 80 MHz into the
receiver at a known level. If the alignment signal is in-
serted into the Signal Selection Unit (SSU) this level is
-55 dBm. With this signal present, FRA gain is set using the
adjustable attenuator and measured at the output of FRPFL on
FRP. This adjustment requires specified FRA attenuator settings
from CBL13 and for the receiver to be in the open loop mode
(using the 95 MHz provided by the SSA) . With known signal
level the IF bandwidth gains are set in FRPF. This requires
selection of the various bandwidths and adjustment of internal
variable resistors within the FRPF module. (Explicit gains
and procedures appear in Appendix E.) Next, the Reference
Frequency Module is adjusted. Again, requiring the selection
of specified control bits and the adjustment of variable
resistors within the module, this step is performed to assure
the phase and frequency relationships required elsewhere.
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Once the input and IF levels are established and the reference
frequencies are ensured, the phase- lock- loop may be aligned.
This is accomplished by validating the limited output of FRPL
,
and adjusting FRPC for proper reconstitution. Care must be
taken in the FRPC and FRPV alignment procedures as these
modules interact and form the heart of the system. After the
PLL is aligned, FRPS must be adjusted to reflect the proper
status for an in-lock signal. The final series of adjustments
is oriented toward the system output to the Modulation Display
(MD). This involves validating the input levels to FRPX when
FRPF is set to provide a specified amplification upon the
system standard alignment signal. FRPX is then configured to
minimum gain and FRPQ is adjusted to give a specified level of
0.68 v peak output to XD. This briefly describes the system
alignment procedures which are treated in greater detail in the
appendix.
B. SYSTEM OPERATION
Once system alignment is completed and the Frequency Re-
ceivers are placed in an operating SSA, operation may commence.
The normal system entry point is via the system start menu.
This menu displays the many SSA functions and tasks available
to the operator. The operator may select, from among these
tasks, those associated with the Frequency Receiver ; i.e.,
"FR Setup" or Modulation Display. Subsequent menus give
abbreviated and detailed options. If the operator has dif-
ficulty at any level of menu, he may select a "HELP" button
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which then displays an indepth explanation. Similar steps
are taken in choosing which of the Frequency Receiver's
outputs are to be displayed on the MD screen. Detailed
discussion of software and hardware interrelationships are
available in the appendix section which addresses menus.
System outputs are of two types, a frequency measurement
and a modulation display. As stated in Chapter II, the
modulation display gives the operator the ability to deter-
mine at a glance the type of modulation in use on the
selected channel. Figure 11a shows a typical BPSK signal.
Signal strength from the reference level can be read at a
glance by comparing where the modulation "balls" are in
relation to the reference circle. Signal interference
appears on a locked signal as a rotating vector at the end
of the ball. This is depicted in Figure lib. Any amplitude
modulation on the signal will result in a radial in-out
movement of the modulation "ball"
.
Phase stability of the transmitted signal is best ob-
served in OPEN LOOP. In this mode, the nonsignal-coherent
95 MHz source is selected. When this is done a display
similar to Figure 12a will be available. Using the offset
buttons provided, the modulation rotation may be nearly
stopped. Once this is accomplished, any slow rotation noted
is a manifestation of phase instability of the received





BPSK Modulation Display, BPSK With Interference
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BFigure 12
Open Loop MD Display - Circle And Almost Stationary
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as the PLL will eliminate any small deviations of the
received signal due to phase error. Frequency measurement,
the other output of the receivers, is not valid during open
loop measurement. Obvious also is that the receiver must be
locked onto a signal before valid frequency measurement.
Receiver computer protocol has been designed to assure that
frequency measurements are considered valid only when the
receiver is in the IN-LOCK condition and has remained so
throughout the full period of the measurement. This inter-




This section presents Frequency Receiver configuration
parametric validation data. Experimental data is presented
and emperical observations commented upon in context with
theory.
A. THEORETICAL COMMENTS
The Frequency Receiver is an implementation of a PLL with
squaring and quadrupling. This PLL must operate in two modes:
acquisition and track. It was observed during the receiver
design that these two modes of operation invoke differences
in desirable parameters. For rapid acquisition, the loop
bandwidth needs to be as large as the channel noise will allow.
For precise tracking, the bandwidth should be as small as
oscillator instabilities allow. As Lindsey et.al. substantiates
in Reference 6, if the loop bandwidth is reduced after acquisi-
tion by switching elements in the loop filter, the transients
produced can bring the system out of lock. Further it has been
substantiated that as signal strength varies so does PLL
damping. Jaffe and Rechtin [Ref, 7] showed in 195 5 that a
fixed-component loop preceded by a bandpass limiter yields
near-optimum performance over a wide range of input signal
to noise levels. Also presented in that article were two
distinct functions for loop filter design:
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1. The loop filter should minimize VCO phase-noise
jitter due to noise interference.
2. The loop filter should maintain, at a specified level,
transient error in the VCO phase due to specified
changes in signal phase.
Also in that article the authors present the disadvantages
of the AGC concept of signal strength compensation and present
the idea of using a bandpass limiter. They show that a band-
pass limited approach injects only 15 percent greater error
than an optimum loop, while the AGC approach invokes a 4 5 per-
cent total error.
This iteration of the Frequency Receiver addresses each
of these areas. The bandpass limiter is used in conjunction
with a stepped manual gain control to reduce PLL transients
due to parametric variation caused by input signal strength
variations. To effect a compromise in loop filter design
for response effectiveness, different loop filter bandwidths
were designed and validated. These filter bandwidths are
discretely selectable.
B. MEASURED DATA
Table 3 presents noise jitter validation data acquired
in the laboratory. Viterbi [Ref. 5, p. 40-42] shows that as
(SNR)-j.*j decreases, the actual loop bandwidth decreases in
receivers using bandpass limiters . This effect results in a

































































































































10 1000 -113.8 2. 55 2.28 -125.0
-123.8 8.07 6.27
-133.8 25.54 15.96
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seen by the data on Figure 13, this effect was validated
emperically. The rms theoretical phase jitter error was
calculated from:
180
(deg) \ L 7T
y U7w~
o
Where C is the input signal strength in dBm at the antenna,
N was taken as 600 degrees Kelvin times K, and B T is theo & ' L
loop bandwidth in Hertz. The observed jitter was determined
empirically by observing the output of the VCXO on an oscil-
loscope which was synchronized to a synthesized standard.
The column titled a =10 degrees lists those signal levels
below which an error greater than ten degrees was observed.
It is worthwhile to ascertain at what received signal
power level the loop bandwidth is decreased by thirty percent
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Received Power Level vs. Bandwidth For Ten Degree Phase Error
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which can be shown to equal:
k SNRIN =
i^l
" °- 96 ~ 1 '°
Hence the input signal to noise ratio equals zero, to a first
approximation, when the loop bandwidth has dropped by appro-





kTB = X (0dB)
where
k = -198.6 dBm/K-Hz
T = 600 K = 27.8 dBK
B = 0.2, 3.0, 10.0, 30.0 Hz
Thus
C = -198.6 + 27.8 + 10 log ( B<Hz> )
= -170.8 + 10 log B
The results of this calculation are contained in Table 4.
This table lists the signal strengths that would result in
a significantly reduced loop bandwidth (and also loop gain)
.
Table 5 reflects data for receiver acquisition time. This
data was acquired by averaging the time required for receiver
lock on an input signal of a given frequency displacement
while the receiver VCXO was being swept. This displacement
was established above and below the nominal loop center
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.2 30 800 IK 2.1
.2 30 160 200 1.6
10 30 800 Ik 9.8
10 30 160 200 1.7
3 30 800 Ik 5.3
3 30 160 200 4.4
30 30 ' 800 Ik 6.7
30 30 160 200 1.4
30 Ik 800 Ik Immediately
30 Ik 160 200 Immediately
NOTE:
(1) Af represents an off center frequency deviation. 50%
of data taken above and 5 0% taken below the center freq
(2) Sweep is volt/sec change of VCXO control voltage.
TACQ.., is acquisition timAy
signal to signal present.
(3) , e average in seconds from no
Table 5
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frequency and the measured times averaged. The frequency
displacement from loop center frequency is Af. The sweep
deviation used in volts per Hertz is indicated by the SWEEP
column.
Table 6 gives data for VCXO rest frequency stability.
Data here was collected while the receiver was configured
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The Frequency Receivers of the SSA are valuable and
versatile tools for the satellite communications link manager
These devices meet their stated objectives of carrier fre-
quency measurement and modulation display. The full capa-
bility of the receivers will be evident when the full SSA
is in operation. The receiver design followed the concept
of "a defensible design". In doing so, the product should
adequately stand the trial of time for component reliability.
Human factors engineering was considered in the configuration
layout. Certain compromises were made, however, in the
interest of timely development, as the receiver's ultimate
form did not take shape until the last six months.
Subsequent Frequency Receiver development will address
an analog to digital interface. Physical provisions have
been left in most places to accommodate expansions of this
nature. Also of eventual need is the interface with the
Test Unit for Frequency Receiver alignment and testing.
A final and close look must also be given to parts and module
placement. The second level of the FRP panel and the mech-
anism where it hinges from the secured plate deserves
examination.
The Frequency Receivers meet their functional objectives




FREQUENCY RECEIVER - BLUEPRINT DIAGRAMS
This appendix contains the working schematics and block
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This appendix contains the multipin connector pinouts of all
assemblies of the Frequency Receiver.
FREQUENCY RECEIVER PLUG PIN ASSIGNMENTS
FRP - FREQUENCY RECEIVER - PLL PANEL
MODULE TYPE "D' PIN # SIGNAL
RI CONN
J3
37 - MALE UNLOCK











13 CONTROL BIT GROUND
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14-•20 UNUSED





































9 - MALE CONTROL BIT GROUND
+ 5
+ 28
CONTROL BIT GROUND S VOLT
RETURN









5 CONTROL BIT GROUND
6 CONTROL BIT GROUND
7 UNUSED
8 + 5
9 CONTROL BIT GROUND





5 CONTROL BIT GROUND
6 CONTROL BIT GROUND
8 + 5
9 CONTROL BIT GROUND




4 CONTROL BIT GROUND
5 +15 (REGULATED)
6 - 15 (REGULATED)
7 +15 (REGULATED)




FRPV 15 - MALE 1 +15 (REGULATED RETURN)
J35
2 +15 (REGULATED)





8 CONTROL BIT GROUND
9 - 15 (REGULATED RETURN)
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10 + 5
11 + 5 (RETURN)
12 - 5
13 - 5 (RETURN)
14 - 15 (REGULATED)
.
15 LOCK (FROM FRPS)
FRPQ 9 - MALE 1 + 5
J55
2 + 5 (RETURN)
3 +15 (REGULATED)
4 +15 (REGULATED RETURN)
5 - 15 (REGULATED)
6 - 15 (REGULATED RETURN)
7-9 UNUSED






6 + 15 (REGULATED)
7 +15 (REGULATED RETURN)
8 - 15 (REGULATED)
9 - 15 (REGULATED RETURN)
10 CONTROL BIT GROUND





15 - 5 (RETURN)









8 CONTROL BIT GROUND
9 CONTROL BIT GROUND
10-15 UNUSED
FRPX 25 - MALE 1 + 15 (REGULATOR)
J45
2 2C7 (DRIVEN TO FRPF)
3 +15 (REGULATED RETURN)
4 - 15 (REGULATED RETURN)
5 -5
6 - 15 (REGULATED)




10 + 5 (RETURN)









This appendix contains a diagram which shows the Frequency













FRAM1,M2 - MERRIMAC DMM - 42 5
AMPLIFIERS
Al - ANZAC, AM - 10 5
A2 - ANZAC, AM - 10 2
A3, 4- - ANZAC, AM - 108
A5 - ANZAC, AM - 110
FILTERS
Fl - K S L, TUBULAR, 4B340-29/1-0
F2 - TYCO CRYSTAL FILTER, 001-34-760
F3 - K S L 4B50-29/2.5-0
F4 - K £ L, 2B50-1/0.2-0
ATTENUATORS
ATI, 4 - ELCOM, 3 DB , AT-50-3
AT2 - DAICO STEP ATTENUATOR 100C 1428-1D
AT3 - DAICO STEP ATTENUATOR 100D0589-6-A- . 5 , 1 , 2 , 4 ,8 , 32
AT5 - VARIABLE ATTENUATOR MERRIMAC ARM - 1
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FRP STAND ALONE PARTS LIST
MIXER
FRPMX - MINICIRCUITS LABS, ZFM-3H
FILTER
FRPFL - K S L, LOW PASS FILTER, 3L53-0.1-0
HARDWARE
Panel quantities are per each receiver to be constructed
1 ALODYNED 8 3/4" x 19" PANEL (FRP)
1 " 8" x 19" PANEL (FRP)
1 " 5 1/4" x 19" PANEL (FRA)




Rl, R2 = 560
'
R3 = 56
R4, R5 = 1
R6, R7 = 2.2













OHM, 1/4 WATT, 10
KOHM,
10
CI - C13 = C15 = C18 = 0.1 uF, CERAMIC, 35 PV MIN.
C14 = C16 = C17 = 10 uF, CERAMIC, 35 PV MIN.
POTENTIOMETERS
TR1,2,3 = 5 KOHM BOURNE RJ2 6FW5 2
TR4 = 1 KOHM BOURNE RJ2 6FW10 2
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DIODES
Dl = D2 = IN 914
RELAY
Kl = TELEDYNE 7 3 2TN-5
FILTERS
Fl = TTE BPF K142 6, BW = 3 kHz AT 50 kHz
F2 = TTE BPF K1427, BW = 10 kHz AT 50 kHz




1 DA -ltP CONNECTOR
1 BOX - COMPAC 5123-175-1 (6" x 3" x 1 3/4 ")
INTEGRATED CIRCUITS
Ul = 71400
U2, U6 = CD4052




Rl - 51 OHM, 1/4 WATT, 10 %
R2 - 2.2 K OHM, *' "
R3 - 68 K OHM, 1/4 WATT, 10
R4 - 33 K OHM, " »
R5 - 1 K OHM, " "
R6 -100 K OHM, " 1
R7 -35.7 K OHM, " 1
R8 - 604 OHM, " 1
R9 - 6 04 OHM, " 1
RIO - 2.5 K OHM, " 1
Rll - 6.0 4 K OHM, 1/4 WATT, 1 9-1 v
CAPACITORS
CI, C2 - 10 PF, 35 WVDC MIN CERAMIC
C3,4,6-10 - 0.1 uF, 35 WVDC MIN, CERAMIC
C5 - 500 PF, 35 WVDC MIN, CERAMIC
Cll,12 - 1.0 uF, 35 WVDC MIN, CERAMIC
C13,14 - 0.0 01 uF, 3 5 WVDC MIN, FEEDTHROUGH
INTEGRATED CIRCUITS
Ul - TL083C











All resistors 1/4 watt, 10 % unless noted
Rl, 10, 11, 24, 25, 26 - IK OHM
R2 - 3.01 K OHM, 1 %
R4,19 - 100 K OHM
R5 - 2 K OHM, 1 %
R6,15 - 4.9 9 K OHM, 1 %
R7 - 1.5 K OHM, 1 %
R8 - 4.12 K OHM, 1 %
R9 - 5.6 K OHM
R12,13 - 5 K OHM, 1 %
R14,18 - 1 M OHM
R16,17 - 2.49 K OHM, 1 %
R19 - 10 K OHM, 1 %
R20,21,22,23 - 20 K OHM
POTENTIOMETERS
TR1,5 - 10 K OHM BOURNE
RT2,3,4 - 2 K OHM BOURNE
CAPACITORS
C1-C9 - 0.1 uF 16 WVDC min
.
, CERAMIC















All resistors 1/4 watt, 10 % unless otherwise noted
Rl,2 - 10 K OHM, 1 %
R3,4 - 2 K OHM, 1 %
R5 - 5.6 M
R6 - 470 K OHM
R7 - 56 K OHM
R8 - 4.7 K OHM
R9 - 22 K OHM
RIO - 6.8 K OHM
Rll,2 6 - 2.2 K OHM
R12,20 - 560 OHM
R13 - 2 K OHM, 5 %
R14 - 47 K OHM
R15 4.99 K OHM, 1 %
R16 8 25 OHM, 1 %
R17,18 - 2 K OHM, 5 %
R19 - 5.6 K OHM
R21 - 39 K OHM
R2 2,2 5 - 1 K OHM
R2 3 - 1.8 M OHM
R24 - 147 K OHM, 5 %
R2 7 - 2 5 K OHM
R28 - 10 K OHM
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R2 9 - 51 K OHM, 5 %
R30,31,32,33 - 22 M OHM
R34 - 18 K OHM
R35 - 100 K OHM
R3 6,3 9 - 10 K OHM BOURNE POT
R37 - 20 K OHM BOURNE POT
R38 - 5 K OHM BOURNE POT
CAPACITORS
CI - 0.001 uF, 16 WVDC MIN , CERAMIC
C2 - 2.0 uF, CY30C325M
C3 - 0.22 uF, 16 WVDC MIN,
C4-8,10 - 0.1 uF, 16 WVDC MIN, CERAMIC
Cll - 0.01 uF, 16 WVDC MIN, CERAMIC
DIODES





U7 - -A 7812 (12 V REG)
OSCILLATOR





1 BOX COMPAC (WALL THICKNESS = 0.2 2") SPECIAL NO PART NO. (7"




All resistors are 1/4 watt, 10 % unless specified
otherwise
.
Rl,3 - 1 K OHM
R2 - 150 OHM, 1/2 WATT
R4,5 - 68 OHM, 1 WATT
CAPACITORS
CI- 5 - 0.1 uF, 3 5 WVDC MIN , CERAMIC
















Rl - 100 K OHM, 1/4 WATT, 10 %
CAPACITORS
Cl-4 - 0.01 uF, tO WVDC MIN , CERAMIC
INTEGRATED CIRCUITS










All resistors 1/4 watt, 10 % unless otherwise noted
Rl,2 - 10 K OHM, 1 %
R3,4 - 20 K OHM, 1 %
R5,ll - 1 M OHM
R6 - 82 K OHM
R7 - 27 K OHM
R8 - 10 K OHM
R9 - 33 K OHM
RIO, 12, 13, 14, 15 -IK OHM
R17 - 560 OHMS
R16 - 100 OHMS
POTENTIOMETERS
TR1 - 10 K OHM BOURNE
CAPACITORS
CI - 0.001 uF, 15 WVDC MIN , CERAMIC
C2, 3, 5, 6, 8, 11, 12 - 0.1 uF , 16 WVDC MIN, CERAMIC
C7 - 0.01 uF, 16 WVDC MIN. CERAMIC
CU - 0.47 uF, 16 WVDC MIN. CERAMIC
C10 - 0.2 2 uF, 3 WVDC MIN, TANT









U7 - LM 340-5
U8 - LM 320T-6
HARDWARE
3 SMA-F BULKHEAD
1 DA - 15P CONNECTOR





All resistors are 1/4 watt, 10 % unless otherwise
specified
.
Rl,2,4 - 3.01 K OHM, 1 %
R5,6,9,14 - 10 K OHM, 1 %
R7 - 2.49 K OHM, 1 %
R8 - 4.9 9 K OHM, 1 %
RIO, 15 - 20 K OHM in parallel with 169 K OHM, 1 %
Rll,16 - 32 K OHM in parallel with 1 M OHM, 1 %
R12,17 - 49.9 K OHM in series with 6.04, 1 %
R13 - 100 K OHM, 1 %
R18 -IK OHM
R19 - 470 K OHM
CAPACITORS
CI, 2, 3, 12-20 - 0.1 uF, 35 WVDC MIN., CERAMIC
C4-7 - 0.01 uF, 35 WVDC, MIN., CERAMIC








1 DB - 2 5P CONNECTOR
1 BOX - COMPAC (WALL THICKNESS = 0.12") 5123-175-1 (6" x




All resistors 1/4 watt. 10 % unless noted otherwise
Rl,2 7,8 - 1 K OHM
R3,4,5 - 39.9 K OHM, 5 %
R6 - 5 K OHM, 1 %
R9-12 - 150 OHM
POTENTIOMETERS
TR1,2,3 - 20 K OHM BOURNE
TR4 - 10 K OHM BOURNE
CAPACITORS
CI, 4, 5 - 0.1 uF, 35 WVDC MIN , CERAMIC


















All resistors are 1/4 watt, 10 % unless otherwise
specified
.
Rl - 68 OHM
R2 - 3 30 OHM RELAY
Kl - TELEDYNE 7 3 2TN-5
CAPACITOR





6 SMA-F BULKHEAD '
1 DB - 2 5P CONNECTOR





All resistors 1 watt, 10 %.
Rl,2 - 39 OHMS
R3,4 - 120 OHMS
LED'S
4 DIALIGHT 249-7968-3732-50, LED, RED 5 V
HARDWARE
2 SMA-F BULKHEAD




FREQUENCY RECEIVER ALIGNMENT PROCEDURES
NOTE :
Control bit senses are negative logic unless otherwise speci-
fied. Notation used here is H = high = voltage present =
switch in NAVPGSCOL "bit box" is in down position when box
configured for negative logic. Also L = low = no voltage =
switch in "bit box" in up position when configured for nega-
tive logic. Positive logic is configured in the opposite
voltage sense. Test frequency and open loop frequency are
to be coherent, i.e., on the SSA frequency standard.
1. Establish alignment presets:
a. FRA 3 2 dB attenuators in the nonattenuating
position; i.e., CBL13-1C0 = 0C7 = H.
b. FRA IF attenuation is 5 dB; CBL13 - 0C6 = 0C4- =
0C2 = H and 0C5 = 0C3 = L.
c. Frequency Receiver is in OPEN LOOP; CBL13 - 1C2
= 1C1 = H.
d. Set up test frequency of 80 MHz at a level
determined by the insertion point chosen in step two below.
e. Select the 30 kHz IF filter; i.e., CBL13 - 0C1 =
OC0 = L.
2. Inject the test signal:
This is accomplished in one of two different means dependent
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upon wheather the SSA system is in a position to support the
calibration method:
a. If the SSA can directly provide the test signal
then it will be inserted into the SSU at -55 dBm. The LO in
support of the receiver in calibration will be automatically
set to the correct frequency if the computer is told to con-
figure the receiver for a received frequency of 260.00 MHz.
b. If direct injection is required, the test signal
may be inserted into the front end of FRA (Jl) at a -66 dBm
level. Here also the LO must be set. This may be accomplished
either in the above manner, or directly setting the supporting
LO to 109.00 MHz.
3. Adjust the ARM-1 (AT-5) for a -3.6 dBm 50 kHz signal
at the output of FRPFL into 50 ohms.
4. Selecting each of the IF bandwidths in turn, adjust
their gains for an output level of 1.12 VRMS (1.6 V Peak).
This is accomplished by selecting the 30 kHz filter with
0C0 = 0C1 = L on CBL13-and adjusting potentiometer TR3 . The
10 kHz filter is selected by setting 0C1 = L and 0C0 = H and
adjusting potentiometer TR2 . The 3 kHz width is set by
setting 0C1 = H and OC0 = L and adjusting potentiometer TR1.
Finally the 0.2 kHz width is set by selecting 0C1 = OC0 = H
and adjusting potentiometer TRM- . The accuracy of this adjust-
ment may be confirmed by comparing displays on the MD.
Equivalent gains will result in displays which are of equiva-
lent distances from the center of the display.
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5. Perform the following checks /adjustments on FRPR to
set the reference frequencies
:
c
a. Examine test points one thru five and establish the
presence of the following signals:
TP1 - 800 kHz TTL (PERIOD = 1.25 uSEC)
TP2 - 400 kHz TTL (PERIOD =2.5 uSEC)
TP3 - 200 kHz TTL (PERIOD =5.0 uSEC)
TP4 - 100 kHz TTL (PERIOD =10.0 uSEC)
TP5 - 50 kHz TTL (PERIOD =20.0 uSEC)
b. Select the following modes and ensure the following
1C1 1C_2 MODE J29 J3Q
L L CW 50 kHz angle 90 50 kHz angle
L H BPSK 200 kHz angle 90 200 KHS angle
H L QPSK 100 kHz angle 90 100 kHz angle
H H QPSK 100 kHz angle 90 100 kHz angle
Ninety degree difference of waveforms is equivalent to:
c. Observe J4 and J5 and ensure that this output remains
50 kHz at 90 degrees for all the above states.
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d. Select OPEN LOOP i.e. 1C1 = ICO = H, and observing
at J4- and J5 adjust TR4- if the above waveform is not at 90
degrees
.
6. Validate that the output of FRPL is of the order of
1.5 V peak. If not then one or all of the diodes Dl - D4
,
or operational amplifier Ul , or the power supply is faulty.
7. Perform the following OPEN LOOP MODULATION DISPLAY
alignment
:
a. Set CBL15-2C7 = 2C6 = 2C5 = 2C4 = L. This sets
the FRPF to FRPX voltage gain to 7 . 5 and the FRPX voltage
gain to 2
.
b. With an OPEN LOOP offset of approximately 50 Hz,
adjust R33 to give a 0.68 V peak signal on FRPQ J49, and R39
for a similar value at J50.
c. R30 and R37 may be adjusted to give a centered
display or equivalently a slowly varying sinusoid about zero
dc
.
d. For small imbalances in XY dispaly which give
an oblong MD display in OPEN LOOP, trim only the Y axis poten-
tiometer (R39) in FRPQ.
e. Note that the MD must be independently calibrated
via its internal potentiometers so that a +/- . H V peak signal
gives a dB ring signal.
8. Perform the following FRPC TO FRPV ALIGNMENT:
a. Disconnect coaxial inputs at J31 and J32 of FRPV.
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b. Jumper TP1 to TP2 in FRPV.
c. Select a modulation mode of CW i.e. 1C1 = 1C2 = L,
d. IF attenuation remains at 5 dB and the LOOP
BANDWIDTH is set to 30 Hz, i.e. CBL13-1C7 = 1C6 = H.
e. VCXO sweep is disabled, i.e. CBL13 - 1C5 = 1C4 = H.
f. Configure the input to give a 50 Hz offset frequency
g. In FRPC make the following adjustment:
1) Set PI for 15 V peak to peak at pin 6 of U4.
2) Select BPSK modulation mode i.e. CBL13-1C2 = L,
1C1 = H, and set P2 for 15 V p-p at pin 6 of U4.
3) Select QPSK i.e., CBL13-1C2 = H, 1C1 = L,
and set P3 for 15 V p-p at pin 6 of U4.
4) Select CW i.e., CBL13-1C2 = 1C1 = L, and set
P4 for zero average voltage at TP1. Verify that the average
remains zero for all modulations at TP1.
5) With modulation equal to CW set P5 for zero
average voltage at TP2
.
6) With modulation equal to BPSK check for zero
average voltage at TP2.
7) With modulation equal to QPSK, check TP2
for zero average voltage. Adjust P3 for any trim required.
8) Check TP3 to ensure there is U V p-p for Cw
(adjust PI), 2 V p-p for BPSK (adjust by P2), and 1 V p-p for
QPSK (adjust P3)
.
9) Perform the following FRPV ALIGNMENT;
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a. Reconnect coax to J31 and J32, leave the
jumper installed above, and validate the 8 a. thru f. initial
conditions above.
b. Remove any frequency offset inserted above.
c. Set P2 (R36) for V at TP3 (Ul pin 10).
d. Set P3 (R37) so that the measured frequency
output of the VCXO (TP7) is 950 kHz +/- 1 Hz. Observe the
voltage at TP6. This voltage is the voltage required for the
VCXO center frequency.
e. Select scope scale of 2 V per cm and center
the idle trace to the center frequency voltage observed in d.
above. Select maximum deviation by setting CBLIS-ICU = 1C5 = L
Select loop bandwidth of 1 kHz by setting CBL13-1C6 = 1C7 = L.
f. Adjust P4 so that the voltage at TP6 swings
symmetrically about the center frequency voltage (approximately
10 Hz at +/- 5 v)
.
g. Adjust PI for 10 v p-p at TP6. P4 and PI
may interact, so the adjustment of PI and P4 should be accom-
plished with respect to each other.
h. Remove the jumper. Lock should occur in






The following diagram displays the nominal operating levels








* = Selected Value
(2) (3)
FRPMX FRPFL FRPF VG = »••7.5/7 5 FRPX
-











(1) TEST: --55dBm; FULL SCALE: -47dBm % 80 MHz
(2) TEST: -3.6 dBm; FULL SCALE: + 4.4 dBm INTO 50R @ 50 ;:Hz
(3) TEST: 1.12 VRMS; FULL SCALE: 2.8l VRMS
(4) TEST: +0.16 V peak; FULL SCALE: +0.40 V peak
(5) 1.5V peak sine wave
(6)' CW: 4v p-p; PSK: 2 V p-p; QPSK: 1 V p-p when FRPV dis-
connected & shorted
(7) \\ v p-p open loop 2 V DC when in lock




This appendix addresses the significant computer menus which
interface the operator and the Frequency Receiver system.











































































HELP MENU - MODIFY FREQ RCVR OPERATION
MODULATION :
These buttons select the type of modulation that is desired
for display. Open Loop is normally used when the system is
in a test mode.
IF BANDWIDTH (kHz) :
These buttons select one of the four possible IF filters.
For good results choose IF bandwidths so that the expected
data rate (in BPS) is less than the selected IF bandwidth
(in kHz)
.
LOOP BANDWIDTH (Hz) :
These buttons select which one of the four possible loop
bandwidths will be selected for Frequency Receiver operations
Normally the loop bandwidth must be less than the data rate.
SWEEP DEVIATION ;
These buttons select the sweep deviation magnitude (or
presence). This sweep waveform is used to cause the
13 1*
Frequency Receiver to search for signals when the receiver
is not IN LOCK.
FREQUENCY COUNTER GATE TIME :
These buttons select the gate time of the Frequency Counter
This gate time impacts on the counters accuracy.
REQUIRED ACTIONS :
All entries from this menu are optional replacements for
default selections from prior menus. Normal selections
should be guided by the data rate to IF and Loop bandwidth
relationships stated above.
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SOFTWARE NOTES - MODIFY FREQ RCVR OPERATION (CTRL0 35)
BUTTON TITLE :
MODULATION:
These buttons are used in place of the default options for
modulation selection. Identify which button was pushed and
activate the appropriate CB
.









These buttons select the receiver IF bandwidths . Decode the
selected button per the following table.









200 Hz H H
2 kHz H L
10 kHz L H
3 kHz L L
BUTTON TITLE :
LOOP BANDWIDTH:
These buttons select the PHASE LOCK LOOP BANDWIDTHS. Identify
which button was selected and decode as below.
CONTROL BITS: CBL 9; 1C7 , 1C6







These buttons turn off the VCXO SWEEP or modify its magnitude
This magnitude then impacts upon the receiver search range.
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CONTROL BITS: CBL 9; 1C5, 1C4
SEP DEV (Hz) 1C5 1C4
OFF H H
+/- 200 H L
+ /- 500 L H
+ /- 1 K L L
BUTTON TITLE
FREQUENCY COUNTER GATE TIME:
These buttons direct the PDP-11 to output on the IEEE bus
the appropriate gate set-up command to the HP Frequency
Counters. Record which GATE TIME is required (eg. 0.01, 0.1,
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HELP MENU - SIMPLIFIED FREQUENCY RECEIVER CONTROL
DATA RATE (bps) :




The selection of the type of Frequency Receiver Mode deter-
mines the amount of receiver gain. Selection of the type
of mode depends upon the expected signal strength. The
SATCOM MODE is the normal operating mode. This mode is
selected when signals are expected to be in the range from
-85 dBm to -140 dBm. The RFI LOW MODE is to be selected
when signals are expected to be in the range from -55 dBm
to -110 dBm. The RFI HIGH MODE is to be selected when signals
are expected to be in the range from -25 dBm to -80 dBm.
MODIFY FREQ RCVR OPERATION :
Selection of this button allows the operator to call the menu
that allows him to specifically change Frequency Receiver
modulation type, IF bandwidth, Loop bandwidth, VCXO sweep
deviation, and Frequency Counter gate time.
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REQUIRED ACTION
Select either PSK data rate or QPSK data rate. Select MODE
contingent upon anticipated signal strength. Select MODIFY
FREQ RCVR if non-standard configurations are required.
141




Identify which of the buttons have been pushed. Use this
entry to enter the applicable table below. If PSK data rate
is selected, set 1C2 - L and 1C1 = H. If QPSK data rate is
selected, set 1C2 = H and 1C1 = L.
CONTROL BITS: CBL 9; 1C7, 1C6 , 1C2, 1C1 , 0C1, 0C0
LOOK-UP TABLE FOR ENTRY BY PSK DATA RATE SELECTION





































LOOP-UP TABLE FOR QPSK DATA RATE SELECTION
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DATA RATE LOOP BW =: 1C7 1C6 IF BW = 0C1 OCO
9.6K IK L L 30K L L
16K IK L L 30K L L
19. 2K IK L L 30K L L
32K IK L L 30K L L
BUTTON TITLE :
MODE:
The SATCOM MODE is the normal operating mode. This mode is
selected when signals are expected to be in the range from -8
dBm to -120 dBm. The RFI LOW mode is to be selected when
signals are expected to be in the range from -55 dBm to -110
dBm. The RFI HIGH mode is to be selected when signals are
expected to be in the range from -25 dBm to -8 dBm. Record
which of the modes were selected and insert the following
attenuators
.
CONTROL BITS: CBL 9; ICO, 0C7, 0C5, 0C5, 0C4 , 0C3, 0C2
MODE CIB SETTING
RFI HI ICO = 0C7 = 0C3 = L 0C6 = 0C5 = 0C2 = 0C4 = H
(65 dB total)
RFI LO ICO = 0C7 = 0C4 = L 0C6 = oC5 = 0C3 = 0C2 = H
(66 dB total)




This button is used when the operator desires to initiate
Frequency Receiver modifications of a more sophisticated
level than those default options above. Software should
tab to menu CTROL0 3 5 - MODIFY FREQ RCVR OPS for the appro-










NAME: FRPC ( Frequency Receive-PLL ; Carrier Recovery )
FUNCTION :
The Carrier Recovery Module recovers the carrier of a signal.
In the recovery process for phase modulated binary signals
(BPSK) a doubler is used. For quadriphase signals a qua-
drupler is used. An lock status signal is also developed and
sent to FRPS for processing.
MAXIMUM INPUTS :
J21 (from FRPL J20) = 1.2 V peak
J28 (from FRPR J29) = TTL
J2 7 (from FRPR J3 0) = TTL
OUTPUT LEVELS :
J25/26 : 4 V P-P IN OPEN LOOP; 2 V DC WHEN IN-LOCK
J23/24 : 4 V P-P FOR CW ; 2 V P-P FOR BPSK; 1 V P-P FOR QPSK
(FRPV DISCONNECTED AND SHORTED)
CONTROL BITS: 1CK3C1); 1C2(3C2)
Pin/CB Pin/CB Connects Mode Selected
9/1C1 10/1C2
13 to 12; 3 to 1 QPSK
1 13 to 14; 3 to 5 QPSK
1 13 to 15; 3 to 2 BPSK
1 1 13 to 11; 3 to 4 CW
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MODULE DESCRIPTOR
NAME : FRPD (Frequency Receiver-PLL ; Divider)
FUNCTION :
This module accepts 95 MHz sinusoid as an SSA provided
input and divides it by 100 to provide 95 kHz TTL as an
output. This output is used in the open loop mode to act
as a non-coherent substitute for the VCXO . Output presence
is dictated by control bits. Under some circumstances
(i.e. closed loop operations) output will cease.
MAXIMUM INPUTS :
J10 = sinusoid (95 MHz) at + 15 dBm
»
GAINS : none CONTROL BITS : 1CK 3C1) ; 1C2 ( 3C2
)
Both bits must be HI (= + voltage) to inhibit output.
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MODULE DESCRIPTOR
NAME; FRPF (Frequency Receiver-PLL ; Filter Bank/Amplifier
)
FUNCTION ':
This module routes the incoming signal to one of four digitally
selected IF filters. The first 50 kHz signal amplification
is also accomplished in this module. Analog information is
also provided to FRPX
.
OUTPUTS :
J17 = sinusoid at approximately 50 kHz to FPRL
J16 = sinusoid at approximately 50 kHz to FRPX
MAXIMUM INPUTS : approximately dbm (2 23 mv rms) to J13
GAINS :
J13 to J17 voltage gain = 53
J13 to J16 voltage gain = 7.5 or 75
CONTROL BITS :
CBL13 - 0C1 (2C1), 0C0 (2C0)
CBL15 - 2C7
(Negative Logic) 0C1 0C0_ BANDWIDTH
200 Hz13 kHz
1 10 kHz




= 75 voltage gain
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MODULE DESCRIPTOR




This module accepts input signals at 5 kHz from FRPF . It
provides sufficient gain and amplitude limiting action so
that its output amplitude is essentially constant and inde-
pendent of received signal level. After filtering the
sinusoidal output is routed to FRPC for use in phase detec-
tion and carrier recovery.
MAXIMUM INPUTS :
15 v p-p at J19
GAINS :




NAME : FRPM (Frequency Receiver-PLL ; Mixer Driver)
FUNCTION :
This module performs three functions:
1. It switches between VCXO generated frequencies and
the 950 kHz generated in the open loop mode by FRPD. The
selected input is then inverted to produce a pair of TTL
signals 180 degrees out of phase with each other. This pair
of signals is then passed through a high current gate and
transformer combination which produces the necessary +17 dBm
at 50 ohms to drive the 1 MHz to 50 kHz down-converter.
2
.
A sample of the selected frequency source is made
available to the Frequency Counter (FC).
3. Control bit CBL13-1C0 is inverted, then passed thru
a ULN200 3A which is a 28 V current driver which operates the
solenoid in the 32 dB Daico (single step) attenuator.
MAXIMUM INPUTS :
J34 = 950 kHz (+/- 1 kHz) TTL from FRPV
J3 9 = 950 kHz TTL from FRPD
J40 = control bit (TTL) 1C0
GAINS : none










NAME FRPQ (Frequency Receiver-PLL ; Quadriphase Mixer)
FUNCTION :
This module accepts a 50 kHz analog signal from FRPX. This
input is processed with reference frequencies from FRPR to
generate the display for MD . After low-pass filtering, the
resultant phase information is amplified to produce a pair
of +/- 0.68 V signals at 50 ohms which are applied to the X
and Y inputs of the X-Y display.
MAXIMUM INPUTS :
Full scale = 5.6 2 vrms
Test = 2.24 vrms
-44 dBm at Signal Selector input






NAME: FRPR (Frequency Receiver-PLL ; Reference Frequency-
Generator)
FUNCTION :
This module accepts the SSA system derived 800 kHz standard
TTL reference frequency. The function of this module is to
produce a two phase, coherent, 50 kHz TTL reference signal
whose phase relationship is precisely 90 degrees apart. This
pair of signals serves as reference input levels to the X-Y
driver. FRPR also produces two reference TTL level signals
90 degrees apart for phase comparison to incoming signals
in FRPC. The frequency of these signals is digitally
selected in accordance with the selected/desired type of
modulation, ie. CW, BPSK, QPSK.
MAXIMUM INPUTS :
J2 = TTL (+/- 5 VDC)
GAINS: N/A
OUTPUTS :
J5 - 50 kHz angle 90 - phi
J6 - 50 kHz angle - phi
J29 - 50, 100, or 200 kHz angle 90 - phi
J30 - 50, 100, or 200 kHz angle - phi
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CONTROL BITS; 1CK 3C1) ;1C2 ( 3C2 )
1C2 1C1 MODULATION/ FRQ SELECTED
QPSK - 200 kHz
1 QPSK - 200 kHz
1 BPSK - 100 kHz
1 1 CW - 50 kHz
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MODULE DESCRIPTOR
NAME : FRPS (Frequency Receiver-PLL ; Status)
FUNCTION :
The Status Module accepts input from the Carrier Recovery
module and provides outputs to the X-Y display (in or not in
lock), the computer (in or not in lock), and an external
gate enable to the configured frequency counter. This in
lock status is also sent to FRPV and is used to disable
the VCXO control ramp generator.
NOMINAL INPUTS :
4 v p-p open loop (if signal is present)







NAME: FRPV (Frequency Receiver-PLL ; VCO and PLL)
FUNCTION : This module accepts phase signal information from
FRPC and after loop filtering derives an error voltage which
is summed with a sweep frequency and a control voltage to a
Voltage Controlled Crystal Oscillator (VCO). Also contained
in this module is a triangle ramp generator which responds to
an enable signal generated in the FRPS module reflecting
lock status. The sweep is enabled when the receiver is out
of lock. Sweep amplitudes (deviations) and speeds (rates)
are digitally selectable. This module also contains loop
filters with digitally selectable bandwidths
.
MAXIMUM INPUTS : J31 - +/- 5 V from FRPC
GAINS : none
OUTPUT : 950 kHz +/- 1 kHz at J36
CONTROL BITS : 1C7(3C7) ;1C6 ( 3C6 ) ; 1C5 ( 3C5 ) ;1C4(3C4)
1C7 1C6 LOOP BANDWIDTH ( NOMINAL )
30 Hz
1 100 Hz
1 300 Hz111 kHz
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1C5 1C+ RAMP DEVIATION
OFF
1 + /- 1 V
1 +/- 2.5 V
1 1 + /- 5 V
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MODULE DESCRIPTOR
NAME : FRPX (Frequency Receiver-PLL ; X-Y Attenuator)
FUNCTION :
This module conditions the 50 kHz signal output from FRPF and
produces a useable signal for the X-Y display. Gain through
this module is digitally adjusted and controlled by the
computer in 5 dB steps over a range of 3 5 dB.
MAXIMUM INPUTS :
J16 : 2.81v rms
GAINS : J16 to J54 - adjustable voltage gain 2 to 112.5 in
5 dB steps.
CONTROL BITS: (X-Y Control Byte) 2C6,2C5,2C4











1 1 1 55
2C7 = 1 FOR ALL FOLLOWING ENTRIES
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